DDDDDDDDDDDD RRRRI	RRRRRRR RRRRRRR RRRRRRRR		VVV VVV	VVV VVV		RRRRR	RRRRRRR RRRRRRR RRRRRRR	
DDD DDD RRR	RRR	iii	VVV	VVV	EEE	RRR		RRR
DDD DDD RRR	RRR	111	VVV	VVV	EEE	RRR		RRR
DDD DDD RRR	RRR	111	VVV	VVV	EEE	RRR		RRR
DDD DDD RRR	RRR	iii	VVV	VVV	ĒĒĒ	RRR		RRR
DDD DDD RRR	RRR	III	VVV	VVV	EEE	RRR		RRR
	RRRRRRRR	III	VVV	VVV	EEEEEEEEEE		RRRRRRR	
	RRRRRRRR	111	VVV	VVV	EEEEEEEEEEE		RRRRRRR	
DDD DDD RRRRI	RRRRRRRR	111	VVV	VVV	EEEEEEEEEEE	RRR	RRRRRRR	
DDD DDD RRR	RRR	111	VVV	VVV	EEE	RRR	RRR	
DDD DDD RRR	RRR	iii	VVV	VVV	ĒĒĒ	RRR	RRR	
DDD DDD RRR	RRR	111	VVV	VVV	EEE	RRR	RRR	
DDD DDD RRR	RRR	III	VVV	VVV	EEE	RRR	RRR	
DDD DDD RRR	RRR	!!!	VVV	VVV	EEE	RRR	RRR	000
DDDDDDDDDDDD RRR	RRR	111111111	V/		EEEEEEEEEEEEEE	RRR		RRR
DDDDDDDDDDD RRR	RRR	111111111	V		EEEEEEEEEEEE	RRR		RRR

_1

XX	XX	AAAAA	DDDDDDDD		RRRRR	111111	vv vv	EEEEEEEEE	RRR	RRRRR	
XX	XX	AAAAA	DDDDDDDD	RRR	RRRRR	IIIIII	VV VV	EEEEEEEEE	RRR	RRRRR	
XX	XX	AA AA	DD DD	RR	RR	11	VV VV	EE	RR	RR	
XX	XX	AA AA	DD DD	RR	RR	ii	VV VV	ĒĒ	RR	RR	
XX	XX	AA AA	DD DD	RR	RR	II	VV VV	EE	RR	RR	
XX	XX	AA AA	DD DD	RR	RR	II	VV VV	ĒĒ	RR	RR	
X		AA AA	DD DD	RRR	RRRRR	II	VV VV	EEEEEEEE	RRR	RRRRR	
X		AA AA	DD DD		RRRRR	II	VV VV	EEEEEEEE		RRRRR	
XX	XX	AAAAAAAAA	DD DD	RR	RR	II	VV VV	EE	RR	RR	
XX	XX	AAAAAAAA	DD DD	RR	RR	II	VV VV	EE	RR	RR	
XX	XX	AA AA	DD DD	RR	RR	II	VV VV	EE	RR	RR	
XX	XX	AA AA	DD DD	RR	RR	II	VV VV	EE	RR	RR	
XX	XX	AA AA	DDDDDDDD	RR	RR	IIIIII	VV	EEEEEEEEE	RR	RR	
XX	XX	AA AA	DDDDDDDD	RR	RR	111111	VV	EEEEEEEE	RR	RR	

XI

X

:

....

:::

3

4

:

.TITLE XADRIVER - VAX/VMS DR11-W DRIVER

COPYRIGHT (c) 1978, 1980, 1982, 1984 BY DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS. ALL RIGHTS RESERVED.

THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY TRANSFERRED.

THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION.

DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.

FACILITY:

VAX/VMS Executive, I/O Drivers

ABSTRACT:

This module contains the DR11-W driver:

Tables for loading and dispatching Controller initialization routine fDT routine
The start I/O routine
The interrupt service routine
Device specific Cancel I/O
Error logging register dump routine

ENVIRONMENT:

Kernal Mode, Non-paged

AUTHOR:

C. A. Sameulson 10-JAN-79

MODIFIED BY:

V04-001 JLV0395 Jake VanNoy Add AVL bit to DEVCHAR.

6-SEP-1984

V03-006 TMK0001 Todd M. Katz

07-Dec-1983

V03-005 JLV0304 Jake VanNoy 24-AUG-1983
Several bug fixes. All word writes to XA_CSR now have ATTN set so as to prevent lost interrupts. Attention AST list is synchronized at device IPL in DEL_ATTNAST. Correct status is returned on a set mode ast that is returns through EXESFINISHIO. REQCOM's are always done at FIPL. Signed division that prevented full size transfers has been fixed.

V03-004 KDM0059 Kathleen D. Morse 14-Jul-1983 Change time-wait loops to use new TIMEDWAIT macro. Add \$DEVDEF.

V03-003 KDM0002 Kathleen D. Morse 28-Jun-1982 Added \$DYNDEF, \$DCDEF, and \$SSDEF.

```
16-SEP-1984 17:03:38.23 Page 3
XADRIVER.MAR: 1
         .SBITL External and local symbol definitions
: External symbols
         SACBDEF
                                                  AST control block
          SCRBDEF
                                                  Channel request block
          SDCDEF
                                                  Device types
          SDDBDEF
                                                  Device data block
          SDEVDEF
                                                  Device characteristics
          SDPTDEF
                                                  Driver prolog table
                                                  Dynamic data structure types EMB offsets
          SDYNDEF
          SEMBDEF
                                                  Interrupt data block
I/O function codes
Hardware IPL definitions
          IDBDEF
          IODEF
          SIPLDEF
          IRPDEF
                                                  I/O request packet
          SPRDEF
                                                  Internal processor registers
          SPRIDEF
                                                  Scheduler priority increments
          SSSDEF
                                                  System status codes
          SUCBDEF
                                                  Unit control block
          SVECDEF
                                                  Interrupt vector block
         SXADEF
                                                  Define device specific characteristics
: Local symbols
; Argument list (AP) offsets for device-dependent QIO parameters
                                                  first QIO parameter
Second QIO parameter
P2
P3
P4
P5
P6
         = 4
         = 8
                                                 Third QIO parameter fourth QIO parameter
         = 12
                                               ; fifth QIO parameter
; Sixth QIO parameter
         = 20
: Other constants
XA_DEF_TIMEOUT = 10
XA_DEF_BUFSIZ = 65535
XA_RESET_DELAY = <<2+9>/10>
                                               : 10 second default device timeout
: Default buffer size
                                                 Delay N microseconds after RESET
                                                ; (rounded up to 10 microsec intervals)
; DR11-W definitions that follow the standard UCB fields
: *** N O T E *** ORDER OF THESE UCB FIELDS IS ASSUMED
         SDEFINI UCB
         .=UCB$L_DPC+4
UCB$L_XA_ATTN
.BLKL
SDEF
                                               : Attention AST listhead
         UCBSW_XA_CSRTMP
SDEF
                                               ; Temporary storage of CSR image
         UCBSW_XA_BARTMP
SDEF
                                               ; Temporary storage of BAR image
         UCBSW_XA_CSR
SDEF
                                               : Saved CSR on interrupt
         UCBSW_XA_EIR
SDEF
                                               ; Saved EIR on interrupt
```

B

```
16-SEP-1984 17:03:38.23 Page 4
XADRIVER.MAR:1
          UCB$W_XA_IDR
SDEF
                                                  : Saved IDR on interrupt
          UCBSW_XA_BAR
SDEF
                                                  ; Saved BAR register on interrupt
          UCBSW_XA_WCR
SDEF
                                                  : Saved WCR register on interrupt
         UCB$W_XA_ERROR
BLKW
UCB$L_XA_DPR
BLKL
SDEF
                                                  : Saved device status flag
SDEF
                                                  : Data Path Register contents
          UCB$L_XA_FMPR
SDEF
                                                  ; final Map Register contents
          UCB$L_XA_PMPR
SDEF
                                                  ; Previous Map Register contents
                     BLKL
          UCB$W_XA_DPRN .BLKW
SDEF
                                                  ; Saved Datapath Register Number
                                                  ; And Datapath Parity error flag
; Bit positions for device-dependent status field in UCB
         SVIELD UCB.O. -- 

<ATTNAST., M>, -- 

<UNEXPT., M>, --
                                                    UCB device specific bit definitions
ATTN AST requested
                                                  : Unexpected interrupt received
UCB$K_SIZE=
          SDEFEND UCB
: Device register offsets from CSR address
          SDEFINI XA
                                                    Start of DR11-W definitions
$DEF
                                                  : Word count
          XA_WCR
                              .BLKW
SDEF
          XA_BAR
                                                  : Buffer address
                              .BLKW
$DEF
          XA_CSR
                                                  : Control/status
; Bit positions for device control/status register
         $EQULST XA$K ,0,1,<-

<fnCT1,2>-

<fnCT2,4>-

<fnCT3,8>-

<statusa,2048>-

<statusb,1024>-

<statusc,512>-
                                                  : Define CSR FNCT bit values
                                                  ; Define CSR STATUS bit values
                    XA_CSR.O.<-
<GO.M>.-
<FNCT.3.M>.-
<XBA.2.M>.-
          SVIELD
                                                     Control/status register
                                                     Start device
CSR FNCT bits
                                                     Extended address bits
                    <IE,,M>,-

<RDY,,M>,-

<CYCLE,,M>,-

<STATUS,3,M>,-
                                                     Enable interrupts
                                                     Device ready for command
                                                    Starts slave transmit
CSR STATUS bits
```

```
16-SEP-1984 17:03:38.23 Page 5
 XADRIVER.MAR: 1
                                   <MAINT,,M>,-
<ATTN,,M>,-
<NEX,,M>,-
<ERRÓR,,M>,-
                                                                                        ; Maintenance bit
; Status from other processor
; Nonexistent memory flag
; Error or external interrupt
$DEF
                  KA_EIR
                                                                                         : Error information register
; Bit positions for error information register
                                  XA_EIR.O.<-

<REGFLG.,M>.-

<SPARE.7,M>.-

<BURST.,M>.-

<DLT.,M>.-

<PAR.,M>.-

<ACLO.,M>.-

<MULTI.,M>.-

<NEX.,M>.-

<ERROR.,M>.-
                                                                                            Error information register flags whether EIR or CSR is accessed
                 SVIELD
                                                                                           Flags whether EIR or CSR is accesse
Unused - spare
Burst mode transfer occured
Time-out for successive burst xfer
Parity error during DATI/P
Power fail on this processor
Multi-cycle request error
ATTN - same as in CSR
NEX - same as in CSR
ERROR - same as in CSR
                 >
                                    .BLKW 1
SDEF
                  XA_IDR
                                                                                        ; Input Data Buffer register
                                                                                         ; Output Data Buffer register
                                    .BLKW
                                                  1
                 SDEFEND XA
                                                                                        : End of DR11-W definitions
```

```
16-SEP-1984 17:03:38.23 Page
XADRIVER MAR: 1
                .SBTTL Device Driver Tables
: Driver prologue table
               DPTAB
                                                                                                   DPT-creation macro
                                END=XA_END,-
ADAPTER=UBA,-
                                                                                                   End of driver label
                                                                                                   Adapter type
                               FLAGS=DPTSM SVP .-
UCBSIZE=UCBSK_SIZE .-
NAME=XADRIVER
                                                                                                   Allocate system page table
                                                                                                   UCB size
Driver name
               DPT_STORE INIT
                                                                                                   Start of load initialization table
               DPT_STORE UCB,UCB$B_FIPL,B.8
DPT_STORE UCB,UCB$B_DIPL,B.22
DPT_STORE UCB,UCB$L_DEVCHAR,L.<-
                                                                                                   Device fork IPL
Device interrupt IPL
              DPT_STORE UCB.UCB$L_DEVCHAR.L.<- ; Device characteristi
DEV$M_AVL!- ; Available
DEV$M_RTM!- ; Real Time device
DEV$M_IDV!- ; input device
DEV$M_ODV>

DPT_STORE UCB.UCB$B_DEVCLASS.B.DC$_REALTIME ; Device class
DPT_STORE UCB.UCB$B_DEVTYPE.B.DT$_DR11W ; Device Type
DPT_STORE UCB.UCB$W_DEVBUFSIZ.W.- ; Default buffer size
XA_DEF_BUFSIZ

DPT_STORE REINIT ; Start of reload
                                                                                                   Device characteristics
                                                                                                   Error Logging enabled input device
                                                                                                              : Device class
                                                                                                   Start of reload initialization table
               DPT_STORE DDB.DDB$L_DDT.D.XA$DDT
DPT_STORE CRB.CRB$L_INTD+4.D.-
XA_INTERRUPT
DPT_STORE CRB.CRB$L_INTD+VEC$L_INITIAL.-
D.XA_CONTROL_INIT
                                                                                                   Address of DDT
Address of interrupt
                                                                                                   service routine
                                                                                                   Address of controller initialization routine
               DPT_STORE END
                                                                                                   End of initialization
                                                                                                   tables
; Driver dispatch table
               DDTAB
                                                                                                   DDT-creation macro
                                                                                                   Name of device
Start I/O routine
                               DEVNAM=XA,-
                               START=XA START,-
FUNCTB=XA FUNCTABLE,-
CANCEL=XA CANCEL,-
REGDMP=XA REGDUMP,-
DIAGBF=<<T3*4>+<<3+5+1>*4>>,-
                                                                                                   FDT address
                                                                                                   Cancel 1/0 routine
                               REGDMP=XA_REGDUMP,- ; Register dump routine
DIAGBF=<<13*4>+<<3+5+1>*4>> - ; Diagnostic buffer size
ERLGBF=<<13*4>+<1*4>+<EMB$L_DV_REGSAV>> ; Error log buffer size
: function dispatch table
```

XA_FUNCTABLE: FDT for driver Valid I/O functions READPBLK, READLBLK, READVBLK, WRITEPBLK, WRITEVBLK, -SETMODE, SETCHAR, SENSEMODE, SENSECHAR> FUNCTAB , : No buffered functions ; Device-specific FDT < READPBEK, READLBLK, READVBLK, WRITEPBLK, WRITELBLK, WRITEVBLK>

FUNCTAB +EXESREAD, <READPBLK, READLBLK, READVBLK>

XADRIVER.MAR;1

16-SEP-1984 17:03:38.23 Page 7

FUNCTAB *EXESWRITE, <WRITEPBLK, WRITELBLK, WRITEVBLK>
FUNCTAB KA SETMODE, <SETMODE, SETCHAR>
FUNCTAB *EXESSENSEMODE, <SENSEMODE, SENSECHAR>

```
16-SEP-1984 17:03:38.23 Page 8
XADRIVER. MAR; 1
           .SBTTL XA_CONTROL_INIT, Controller initialization
  XA_CONTROL_INIT, Called when driver is loaded, system is booted, or
  power failure recovery.
  Functional Description:
           1) Allocates the direct data path permanently
2) Assigns the controller data channel permanently
3) Clears the Control and Status Register
           4) If power recovery, requests device time-out
  Inputs:
           R4 = address of CSR
R5 = address of IDB
           R6 = address of DDB
           R8 = address of CRB
  Outputs:
           VEC$V_PATHLOCK bit set in CRB$L_INTD+VEC$B_DATAPATH UCB address placed into IDB$L_OWNER
XA_CONTROL_INIT:
                      IDB$L_UCBLST(R5),R0
R0,IDB$L_OWNER(R5)
           MOVL
                                                          Address of UCB
           MOVL
                                                          Make permanent controller owner
           BISW
                      WUCBSM_ONLINE,UCBSW_STS(RO)
                                                       ; Set device status 'on-line'
: If powerfail has occured and device was active, force device time-out. 
: The user can set his own time-out interval for each request. Time-
; out is forced so a very long time-out period will be short circuited.
                      #UCB$V_POWER,UCB$W_STS(RO),10$
           BBS
                      WVECSM_PATHLOCK, CRBSL_INTD+VECSB_DATAPATH(R8)
           BISB
                                                        : Permanently allocate direct datapath
105:
           BSBW
RSB
                                                          Reset DR11W
                      XA_DEV_RESET
                                                        ; Done
```

```
.SBTTL XA_READ_WRITE, FDT for device data transfers
```

KA_READ_WRITE, FOT for READLBLK, READVBLK, READPBLK, WRITELBLK, WRITEVBLK, WRITEPBLK

functional description:

- 1) Rejects QUEUE I/O's with odd transfer count
 2) Rejects QUEUE I/O's for BLOCK MODE request to UBA Direct Data PATH on odd byte boundary

 3) Stores request time-out count specified in P3 into IRP

 4) Stores FNCT bits specified in P4 into IRP

 5) Stores word to write into ODR from P5 into IRP

 6) Checks block mode transfers for memory modify access

Inputs:

```
R3 = Address of IRP
R4 = Address of PCB
```

- R5 = Address of UCB
- R6 = Address of CCB R8 = Address of FDT routine AP = Address of P1
- - P1 = Buffer Address

 - P2 = Buffer size in bytes
 P3 = Request time-out period (conditional on IO\$M_TIMED)
 P4 = Value for CSR FNCT bits (conditional on IO\$M_SETFNCT)
 P5 = Value for ODR (conditional on IO\$M_SETFNCT)

 - P6 = Address of Diagnostic Buffer

Outputs:

RO = Error status if odd transfer count IRP\$L_MEDIA = Time-out count for this request IRP\$L_SEGVBN = FNCT bits for DR11-W CSR and ODR image

XA_READ_WRITE: P2(AP),10\$ Branch if transfer count even 28: 58: 108:

MOVZWL #SSS BADPARAM, RO GEXESABORTIO Set error status code JMP

MOVZWL

Abort request fetch I/O function code Set request specific time-out count Branch if time-out specified MOVL

IRPSW_FUNC(R3),R1 P3(AP),IRPSL_MEDIA(R3) #10SV_TIMED,R1,15\$ BBS

WXA_DEF_TIMEOUT, IRPSL_MEDIA(R3) MOVL

Else set default timeout value Branch if not maintenance requist #IO\$V_DIAGNOSTIC,R1,20\$; Branch if not maintenance requist #IO\$V_FCODE,#IO\$S_FCODE,R1,R1; AND out all function modifiers 158: EXTZV

#IOS_READPBLK,R1 CMPB

: If maintenance function, must be ; physical I/O read or write

BEQL #108_WRITEPBLK,R1

BEQL

#SS\$_NOPRIV.RO MOVZWL : No privilege for operation

; Return

DDP, branch on bad alignment Checke buffer for modify access

P1(AP),28 G*EXESMODIFY

BLBS

JMP RSB

25\$:

```
16-SEP-1984 17:03:38.23 Page 11
XADRIVER. MAR: 1
          .SBTTL XA_SETMODE, Set Mode, Set characteristics FDT
; XA_SETMODE, FDT routine to process SET MODE and SET CHARACTERISTICS
  Functional description:
         If IOSM_ATTNAST modifier is set, queue attention AST for device If IOSM_DATAPATH modifier is set, queue packet. Else, finish I/O.
  Inputs:
         R3 = I/O packet address
R4 = PCB address
R5 = UCB address
R6 = CCB address
R7 = Function code
          AP = QIO Paramater List address
  Outputs:
          If IOSM_ATTNAST is specified, queue AST on UCB attention AST list. If IOSM_DATAPATH is specified, queue packet to driver.
         Else, use exec routine to update device characteristics
XA_SETMODE:
                   IRPSW_FUNC(R3),R0
#10SV_ATTNAST,R0,20S
                                                 ; Get entire function code
         MOVZWL
                                                 : Branch if not an ATTN AST
         BBC
; Attention AST request
                   #^M<R4,R7>
UCB$L XA ATTN(R5),R7
G^COM$SETATTNAST
         PUSHR
                                                 : Address of ATTN AST control block list
          MOVAB
          JSB
                                                 : Set up attention AST
                    #^M<R4,R7>
          POPR
                    RO.50$
         BLBC
                                                    Branch if error
                   WUCBSM_ATTNAST, UCBSW_DEVSTS(R5)
         BISW
                   #UCBSV_UNEXPT,UCBSW_DEVSTS(R5),108
         BBC
                                                 : Deliver AST if unsolicited interrupt
                   DEL ATTNAST
#SS$ NORMAL, RO
G^EXESFINISHIOC
          BSBW
                                                 ; Set status
; Thats all for now (clears R1)
105:
          MOVZBL
          JMP
: If modifier IOSM_DATAPATH is set,
; queue packet. The data path is changed at driver level to preserve
: order with other requests.
208:
          BBS
                    S*#10$V_DATAPATH,RO,30$; If BDP modifier set, queue packet
          JMP
                    G*EXESSETCHAR
                                                 : Set device characteristics
```

; This is a request to change data path useage, queue packet

XA

- A

20

XADRIVER.MAR:1

16-SEP-1984 17:03:38.23 Page 12

XA

25

30

CMPL BNEQ JMP 30\$:

#10\$_SETCHAR,R7 45\$ G^EXE\$SETMODE

; Set characteristics? ; No, must have the privelege ; Queue packet to start I/O

; Error, abort 10

MOVZWL #SS\$_NOPRIV,RO CLRL R1 JMP G*EXE\$ABORTIO 45\$: 50\$:

; No priv for operation

; Abort 10 on error

X

X

5

6

.SBTTL XA_START, Start I/O routines

: XA_START - Start a data transfer, set characteristics, enable ATTN AST.

Functional Description:

This routine has two major functions:

- 1) Start an I/O transfer. This transfer can be in either word or block mode. The FNCTN bits in the DR11-W CSR are set. If the transfer count is zero, the STATUS bits in the DR11-W CSR
- are read and the request completed.

 2) Set Characteristics. If the function is change data path, the new data path flag is set in the UCB.

Inputs:

R3 = Address of the 1/0 request packet

R5 = Address of the UCB

Outputs:

RO = final status and number of bytes transferred
R1 = value of CSR STATUS bits and value of input data buffer register
Device errors are logged
Diagnostic buffer is filled

.ENABL LSB

XA_START:

;--

; Retrieve the address of the device CSR

ASSUME IDB\$L_CSR EQ 0
MOVL UCB\$L_CRB(R5),R4 ; Address of CRB
MOVL aCRB\$C_INTD+VE(\$L_IDB(R4),R4 ; Address of CSR

; fetch the I/O function code

MOVZWL IRP\$W_FUNC(R3),R1 ; Get entire function code
MOVW R1,UCB\$W_FUNC(R5) ; Save FUNC in UCB for Error Logging
EXTZV #10\$V_FCODE,#10\$S_FCODE,R1,R2 ; Extract function field

; Dispatch on function code. If this is SET CHARACTERISTICS, we will ; select a data path for future use. ; If this is a transfer function, it will either be processed in word ; or block mode.

CMPB #IO\$_SETCHAR,R2 ; Set characteristics?

: SET CHARACTERISTICS - Process Set Characteristics QIO function

```
16-SEP-1984 17:03:38.23 Page 14
XADRIVER.MAR: 1
: INPUTS:
             XA_DATAPATH bit in Device Characteristics specifies which data path to use. If bit is a one, use buffered data path. If zero, use direct datapath.
   OUTPUTS:
             CRB is flagged as to which datapath to use.

DEVDEPEND bits in device characteristics is updated

XA_DATAPATH = 1 -> buffered data path in use
                          XA DATAPATH = 0 -> direct data path in use
:--
                          UCB$L_CRB(R5),R0

IRP$L_MEDIA(R3),UCB$B_DEVCLASS(R5); Set device characteristics

#VEC$M_PATHLOCK,CRB$L_INTD+VEC$B_DATAPATH(R0)
             MOVL
             MOVQ
             BISB
                          #XA$V_DATAPATH.UCB$L_DEVDEPEND(R5),2$; Were we right?
#VEC$M_PATHLOCK,CRB$C_INTD+VEC$B_DATAPATH(R0); Set buffered datapath
             BICB
28:
             CLRL
                                                                              : Return Success
                          #SS$_NORMAL,RO
             REQCOM
; If subfunction modifier for device reset is set, do one here
                          S^#IO$V_RESET,R1,4$
XA_DEV_RESET
38:
                                                                 ; Branch if not device reset
             BBC
             BSBW
                                                                 : Reset DR11-W
; This must be a data transfer function - i.e. READ OR WRITE ; Check to see if this is a zero length transfer. ; If so, only set CSR FNCT bits and return STATUS from CSR
48:
                          UCB$W_BCNT(R5)
             TSTW
                                                                 ; Is transfer count zero?
             BNEQ
                                                                : No, continue with data transfer ; Set CSR FNCT specified?
                          S"#IO$V_SETFNCT,R1,6$
             BBC
             DSBINT
                          IRP$L_SEGVBN+2(R3), XA_ODR(R4)
             MOVW
                                                                : Store word in ODR
             MOVZWL
                          XA_CSR(R4),RO
                          #<RA CSRSM FNCT!XA CSRSM_ERROR>,RO
IRPSE SEGVEN(R3),RO
#XA CSRSM_ATTN,RO ; Force AT
             BISW
             BISW
                                                                 ; force ATTN on to prevent lost interrupt
                         RO.RA_CSRTR4)

#XASV_LINK_UCB$L_DEVDEPEND(R5),5$; Link mode?

#XA$K_FNCT2,RO,XA_CSR(R4); Make FNCT bit 2 a pulse
             MOVW
             BBC
             BICW3
58:
             ENBINT
68:
                          XA_REGISTER
RO.78
G*ERL$DEVICERR
             BSBW
                                                                 ; Fetch DR11-W registers
                                                                : If error, then log it
: Log a device error
: Fill diagnostic buffer if specified
: Return CSR and EIR in R1
             BLBS
             JSB
                         G*10C$DIAGBUFILL
UCB$W_XA_CSR(R5)_R1
UCB$W_XA_ERROR(R5),R0
78:
              MOVL
```

: Return status in RO

MOVZWL

X

X

2

3

X

```
XADRIVER.MAR:1
```

```
BISB
       #XA_CSR$M_IE,XA_CSR(R4) ; Enable device interrupts
                               : Request done
```

; Build CSR image in RO for later use in starting transfers

105:

MOVZWL UCBSW_BCNT(R5),R0 ; Fetch byte count DIVL3 #2,R0,UCBSL_XA_DPR(R5) ; Make byte count into word count

Set up UCB\$W_CSRTMP used for loading CSR later

208:

; Is this a word mode or block mode request?

RO,UCB\$W_XA_CSRTMP(R5) ; Save CSR image in UCB
S^#IO\$V_BORD,R1,BLOCK_MODE ; Check if word or block mode
WORD_MODE ; Branch to handle word mode MOVW 238: BBC

BRW

X

X

```
BLOCK MODE -- Process a Block Mode (DMA) transfer request FUNCTIONAL DESCRIPTION:
```

This routine takes the buffer address, buffer size, fucntion code, and function modifier fields from the IRP. It calculates the UNIBUS address, allocates the UBA map registers, loads the DR11-W device registers and starts the request.

: Set up UBA : Start transfer

BLOCK_MODE:

; If IOSM_CYCLE subfunction is specified, set CYCLE bit in CSR image

BBC #IO\$V_CYCLE,R1,25\$; Set CYCLE bit in CSR?
BISW #XA_CSR\$M_CYCLE,UCB\$W_XA_CSRTMP(R5) ; If yes, or into CSR image

; Allocate UBA data path and map registers

258:

REGDPR REGMPR LOADUBA : Request UBA data path : Request UBA map registers : Load UBA map registers

; Calculate the UNIBUS transfer address for the DR11-W from the UBA ; map register address and byte offset.

MOVZWL UCB\$W_BOFF(R5),R1 ; Byte offset in first page of xfer MOVL UCB\$L_CRB(R5),R2 ; Address of CRB INSV CRB\$L_INTD+VEC\$W_MAPREG(R2),#9,#9,R1

At this juncture:

RO = CSR image less 'GO' and 'CYCLE'

R1 = low 16 bits of transfer bus address

R2 = CSR image less FNCT bit 2

UCB\$L_XA_DPR(R5) = transfer count in words

UCB\$W_XA_CSRTMP(R5) = CSR image to start transfer with

; Set DR11-W registers and start transfer ; Note that read-modify-write cycles are NOT performed to the DR11-W CSR. ; The CSR is always written directly into. This prevents inadvertently setting ; the EIR select flag (writing bit 15) if error happens to become true.

DSBINT

; Disable interrupts (powerfail)

```
16-SEP-1984 17:03:38.23 Page 17
XADRIVER.MAR:1
            MNEGW
                         UCB$L_XA_DPR(R5),XA_WCR(R4)
                         ; Load negative of transfer count
R1,XA_BAR(R4) ; Load low 16 bits of bus address
R0,XA_CSR(R4) ; Load CSR image less "GO" and "CYCLE"
#XA$V_LINK,UCB$L_DEVDEPEND(R5),26$ ; Link mode?
R2,XA_CSR(R4) ; Yes, load CSR image less "FNCT" bit 2
126$ ; Only if link mode in dev characteristics
             MOVW
             MOVW
             BBC
             MOVW
            BRB
265:
            MOVW
                         UCB$W_XA_CSRTMP(R5),XA_CSR(R4); Move all bits to CSR
; Wait for transfer complete interrupt, powerfail, or device time-out
1265:
            WFIKPCH XA_TIME_OUT, IRP$L_MEDIA(R3); Wait for interrupt
: Device has interrupted, FORK
            IOFORK
                                                                : FORK to lower IPL
; Handle request completion, release UBA resources, check for errors
                         #SS$_NORMAL,-(SP)
             MOVZWL
                                                                   Assume success, store code on stack
                         UCBSO_XA_DPRN(R5)
             CLRW
                                                                   Clear DPR number and DPR error flag
             PURDPR
                                                                  Purge UBA buffered data path
Branch if no datapath error
                         RO,27$ #SS$_PARITY,(SP)
             BLBS
             MOVZWL
                        #$$$ PARITY ($P) ; Flag parity er UCB$\text{Q} XA_DPRN+1(R5) ; Flag PDR error R1,UCB$L_XA_DPR(R5) ; Save data path #VEC$V_DATAPATH,— ; Get Datapath r #VEC$S_DATAPATH,— ; For Error Log CRB$L_INTD+VEC$B_DATAPATH(R3),R0 R0,UCB$W_XA_DPRNTR5) ; Save for later #9,#7,UCB$W_XA_BAR(R5),R0 ; Low bits, fi #4,#2,UCB$W_XA_GSR(R5),R1 ; Hi bits of m R1,#7,#2,R0 ; Entire map reg R0,#496 ; Is map registe No, forget it (R2)[R0]_UCB$L_XA_EMPR(R5) ; Save map registe
                                                                  flag parity error on device
flag PDR error for log
             INCB
278:
                                                                   Save data path register in UCB
             MOVL
            EXTZV
                                                                   Get Datapath register no.
             MOVB
                                                                   Save for later in UCB
                                                                  ; Low bits, final map register no. ; Hi bits of map register no.
            EXTZV
             EXTZV
             INSV
                                                                   Entire map register number
                                                                   Is map register number in range?
             CMPW
                                                                   No, forget it - compound error
             BGTR
                          (R2)[R0],UCB$L_XA_FMPR(R5); Save map register contents
             MOVL
                         UCBSL_XA_PMPR(R5)
            CLRL
                                                                   Assume no previous map register
            DECL
                                                                   Was there a previous map register?
                         #VECSV_MAPREG. #VECSS_MAPREG. -
             CMPV
                         CRBSL_INTD+VECSW_MAPREG(R3),RO
            BGTR
                                                                  No if gtr
                          (R2)[R0],UCB$L_XA_FMPR(R5); Save previous map register contents; Release UBA resources
             MOVL
285:
             RELMPR
            RELDPR
; Check for errors and return status
                         UCBSW_XA_WCR(R5)
             TSTW
                                                                : All words transferred?
                                                                : Yes
             BEQL
                         #SS$ OPINCOMPL,(SP); No, flag operation not complete
#XA_CSR$V_ERROR,UCB$W_XA_CSR(R5),35$; Branch on CSR error bit
UCB$W_XA_ERROR(R5),(SP); Flag for controller/drive error statu
XA_DEV_RESET; Reset DR11-W
             MOVZWL
305:
             BBC
             MOVZWL
                                                                  flag for controller/drive error status
Reset DR11-W
             BSBW
             BLBS
                          (SP),40$
358:
                                                                : Any errors after all this?
```

XADRIVER.MAR: 1

16-SEP-1984 17:03:38.23 Page 18

408:

G^ERL\$DEVICERR

DEL_ATTNAST

G^IDC\$DIAGBUFILL

(SP)+,RO

#2,UCB\$W_XA_WCR(R5),R1

UCB\$W_BCRT(R5),R1

R1,#15,#16,R0

UCB\$W_XA_C\$R(R5),R1

#XA_C\$R\$R_IE,XA_C\$R(R4)

; Yes, log them

Deliver outstanding ATTN AST's

fill diagnostic buffer

(Get final device status

(Calculate final transfer count

Insert into high byte of IOSB

#XA_C\$R\$R_IE,XA_C\$R(R4)

; Enable interrupts

; finish request in exec JSB BSBW JSB MOVL MULW3 ADDW INSV MOVL BISB REQCOM

```
XADRIVER.MAR: 1
```

.DSABL LSB

WORD MODE -- Process word mode (interrupt per word) transfer

FUNCTIONAL DESCRIPTION:

Data is transferred one word at a time with an interrupt for each word. The request is handled separately for a write (from memory to DR11-W and a read (from DR11-W to memory). for a write, data is fetched from memory, loaded into the ODR of the DR11-W and the system waits for an interrupt. For a read, the system waits for a DR11-W interrupt and the IDR is transferred into memory. If the unsolicited interrupt flag is set, the first word is transferred directly into memory withou waiting for an interrupt.

WORD_MODE:

; Dispatch to separate loops on READ or WRITE

CMPB #10\$_READPBLK,R2 ; Check for read function BEQL 30\$

WORD MODE WRITE -- Write (output) in word mode

FUNCTIONAL DESCRIPTION:

Transfer the requested number of words from user memory to the DR11-W ODR one word at a time, wait for interrupt for each word.

105:

#XASK_FNCT2,UCBSQ_XA_CSRTMP(R5), XA_CSR(R4); Clear interrupt FNCT bit 2

; Get two bytes from user buffer
; Lock out interrupts
; flag interrupt expected
; Move data to DR11-W
GSR
BDC #XASV_LINK,UCBSL_DEVDEPEND(R5), 15\$; Link mode?
BICW3 #XASK_FNCT2,UCBSQ_XA_CSRTMP(R5), XA_CSR(R4); Clear interrupt FNCT bit 2
; Only if link mode specified

158:

; Wait for interrupt, powerfail, or device time-out

WFIKPCH XA_TIME_OUTW, IRP\$L_MEDIA(R3)

; Check for errors, decrement transfer count, and loop til complete

IOFORK
BITW #XA_EIRSM_NEX!XA_EIRSM_MULTI!
; Fork to lower IPL

```
XADRIVER.MAR: 1
```

XA_EIR\$M_ACLO!-XA_EIR\$M_PAR!-XA_EIR\$M_DLT,UCB\$W_XA_EIR(R5) ; Any errors?

BEQL BRW

; No, continue

UCBSL_XA_DPR(R5) DECW

; Yes, abort transfer. ; All words trnasferred? ; No, loop until finished.

BNEQ

: Transfer is done, clear iterrupt expected flag and FORK ; All words read or written in WORD MODE. Finish I/O.

RETURN_STATUS:

205:

JSB G^IOCSDIAGBUFILL DEL_ATTNAST
#SSS_NORMAL,RO
#2,UCB\$L_XA_DPR(R5),R1
R1,UCB\$W_BCRT(R5),R1
R1,#16,#T6,R0
UCB\$W_XA_C\$R(R5),R1
#XA_C\$R\$M_IE,XA_C\$R(R4) BSBW MOVZWL 228: MULW3 SUBW3

Fill diagnostic buffer if present Deliver outstanding ATTN AST's Complete success status
Calculate actual bytes xfered
from requested number of bytes
And place in high word of RO
Return CSR and EIR status
Enable device interrupts
finish request in exec

INSV MOVL BISB REQCOM

WORD MODE READ -- Read (input) in word mode

FUNCTIONAL DESCRIPTION:

Transfer the requested number of wrods from the DR11-W IDR into user memory one word at a time, wait for interrupt for each word. If the unexpected (unsolicited) interrupt bit is set, transfer the first (last received) word to memory without waiting for an interrupt.

30\$:

--

DSBINT UCB\$B_DIPL(R5)

: Lock out interrupts

; If an unexpected (unsolicited) interrupt has occured, assume it ; is for this READ request and return value to user buffer without ; waiting for an interrupt.

BBCC

#UCB\$V_UNEXPT,-

UCBSW_DEVSTS(R5),32\$

Branch if no unexpected interrupt

: Branch is : Enable in : continue Enable interrupts ENBINT

BRB

37\$

325:

SETIPL WIPLS_POWER

358:

; Wait for interrupt, powerfail, or device time-out

WFIKPCH XA_TIME_OUTW, IRP\$L_MEDIA(R3)

: Check for errors, decrement transfer count and loop until done

```
16-SEP-1984 17:03:38.23 Page 21
XADRIVER.MAR: 1
          IOFORK
                                                   : Fork to lower IPL
378:
                    #XA_EIR$M_NEX!-

XA_EIR$M_MULTI!-

XA_EIR$M_ACLO!-

XA_EIR$M_PAR!-

XA_EIR$M_DLT,UCB$W_XA_EIR(R5); Any errors?
          BITW
          BNEQ
                    405
                                                    Yes, abort transfer.
          BSBW
                    MOVTOUSER
                                                   : Store two bytes into user buffer
; Send interrupt back to sender. Acknowledge we got last word.
          DSBINT
                    UCB$W_XA_CSRTMP(R5),XA_CSR(R4)
#XA$V_LINK,UCB$L_DEVDEPEND(R5),38$ ; Link mode?
#XA$K_FNCT2,UCB$W_XA_CSRTMP(R5),XA_CSR(R4) ; Yes, clear FNCT 2
          MOVW
          BICW3
38$:
                    UCB$L_XA_DPR(R5)
          DECW
                                                             : Decrement transfer count
          BNEQ
                                                   : Loop until all words transferred
          ENBINT
          BRW
                    RETURN_STATUS
                                                   ; finish request in common code
; Error detected in word mode transfer
405:
                    DEL ATTNAST
XA DEV RESET
G^TOCSDIAGBUFILL
          BSBW
                                                     Deliver ATTN AST's
                                                     Error, reset DR11-W
fill diagnostic buffer if presetn
          BSBW
          JSB
          JSB
                    G*ERLSDEVICERR
                                                    Log device error
Set controller/drive status in RO
                    UCB$W_XA_ERROR(R5),R0
          MOVZWL
          BRW
          .DSABL LSB
  MOVFRUSER - Routine to fetch two bytes from user buffer.
  INPUTS:
         R5 = UCB address
  OUTPUTS:
          R1 = Two bytes of data from users buffer
Buffer descriptor in UCB is updated.
           ENABL LSB
MOVFRUSER:
          MOVAL
                    -(SP),R1
                                                     Address of temporary stack loc
                   #2.R2
G*10C$MOVFRUSER
          MOVZBL
                                                     fetch two bytes
          JSB
                                                     Call exec routine to do the deed
                                                     Retreive the bytes
Update UCB buffer pointers
          MOVL
                    (SP)+,R1
          BRB
  MOVIOUSER - Routine to store two bytes into users buffer.
```

```
16-SEP-1984 17:03:38.23 Page 22
XADRIVER. MAR; 1
: INPUTS:
            R5 = UCB address
UCB$W_XA_IDR(R5) = Location where two bytes are saved
: OUTPUTS:
            Two bytes are stored in user buffer and buffer descriptor in UCB is updated.
MOVTOUSER:
                         UCB$W_XA_IDR(R5),R1
#2,R2
G^IOC$MOVTOUSER
            MOVAB
                                                               ; Address of internal buffer
                         G^1OC$MOVTOUSER ; Call exec ; Update buffer pointers in UCB ; Update buffer descriptor #^C<^XO1FF>,UCB$W_BOFF(R5) ; Modulo the page size ; If NEQ, no page boundary crossed #4,UCB$L_SVAPTE(R5) ; Point to next page
             JSB
208:
             ADDW
            BICW
             BNEQ
             ADDL
30$:
            RSB
             .DSABL LSB
```

```
16-SEP-1984 17:03:38.23 Page 23
XADRIVER.MAR: 1
           . PAGE
           .SBITL DR11-W DEVICE TIME-OUT
 DR11-W device TIME-OUT
 If a DMA transfer was in progress, release UBA resources. For DMA or WORD mode, deliver ATTN AST's, log a device timeout error,
; and do a hard reset on the controller.
  Clear DR11-W CSR
 Return error status
: Power failure will appear as a device time-out
           ENABL LSB
XA_TIME_OUT:
                                                      : Time-out for DMA transfer
                     UCB$B_FIPL(R5)
          SETIPL
                                                        Lower to FORK IPL
          PURDPR
                                                         Purge buffered data path in UBA
                                                        Release UBA map registers
Release UBA data path
          RELMPR
          RELDPR
          BRB
                     10$
                                                      : continue
XA_TIME_OUTW:
                                                       : Time-out for WORD mode transfer
                     UCB$B_FIPL(R5)
UCB$L_CRB(R5),R4
ECRB$L_INTD+VEC$L_IDB(R4),R4
XA_REGISTER
G^TOC$DIAGBUFILL
FIL
          SETIPL
                                                         Lower to FORK IPL
105:
          MOVL
                                                         Fetch address of CSR
          MOVL
                                                         Read DR11-W registers
fill diagnostic buffer
          BSBW
           JSB
                                                         Log device time out
And deliver the AST's
                     G"ERLSDEVICTMO
           JSB
                     DEL_ATTNAST
          BSBW
                     XA DEV RESET
#SSS_TIMEOUT.RO
#UCBSV_CANCEL.-
UCBSW_STS(RS),208
#SSS_TANCEL.RO
          BSBW
                                                         Reset controller
          MOVZWL
                                                       : Assume error status
          BBC
                                                        Branch if not cancel
          MOVZWL
                                                      : Set status
205:
          CLRL
                     UCBSW_DEVSTS(R5); Clear ATTN AST flags
#<UCBSM_TIM!UCBSM_INT!UCBSM_TIMOUT!UCBSM_CANCEL!UCBSM_POWER>,-
UCBSW_STS(R5); Clear unit status flags
          CLRW
          BICW
          REQCOM
                                                       ; Complete I/O in exec
           .DSABL
                     LSB
           . PAGE
```

XID

BAYUT O O O TOURING O

Outputs:

The driver is called at its Wait for Interrupt point if an interrupt was expected. The current value of the DR11-W CSR's are stored in the UCB.

XA_INTERRUPT: Interrupt service for DR11-W a(SP)+,R4 MOVL Address of IDB and pop SP MOVQ (R4),R4 ; CSR and UCB address from IDB

; Read the DR11-W device registers (WCR, BAR, CSR, EIR, IDR) and store ; into UCB.

BSBW XA_REGISTER ; Read device registers

; Check to see if device transfer request active or not If so, call driver back at Wait for Interrupt point and Clear unexpected interrupt flag.

#UCB\$V_INT,UCB\$W_STS(R5),25\$; If clear, no interrupt expected 20\$: BBCC

: Interrupt expected, clear unexpected interrupt flag and call driver ; back.

BICW #UCB\$M_UNEXPT,UCB\$W_DEVSTS(R5) Clear unexpected interrupt flag Restore drivers R3 UCB\$L FR3(R5),R3 aucb\$C_FPC(R5) MOVL ; Call driver back JSB

```
BRB 30$

Deliver ATTN AST's if no interrupt expected and set unexpected; interrupt flag.

25$:

BISW #UCB$M_UNEXPT,UCB$W_DEVSTS(R5); Set unexpected interrupt flag
BSBW DEL_ATTNAST; Deliver ATTN AST's
BISB #XA_CSR$M_IE,XA_CSR(R4); Enable device interrupts

Restore registers and return from interrupt

30$:

POPR #^M<R0,R1,R2,R3,R4,R5>; Restore registers
REI ; Return from interrupt
```

XII

If attention still set, hard error

flag hard controller error

BBC

MOVW MOVW MOVW MOVW RSB

60\$:

MOVZWL

```
. PAGE
           .SBTTL XA_REGISTER - Handle DR11-W CSR transfers
: XA_REGISTER - Routine to handle DR11-W register transfers
: INPUTS:
           R4 - DR11-W CSR address
           R5 - UCB address of unit
  OUTPUTS:
           CSR, EIR, WCR, BAR, IDR, and status are read and stored into UCB. The DR11-W is placed in its initial state with interrupts enabled.
           RO - .true. if no hard error
                  .false. if hard error (cannot clear ATTN)
  If the CSR ERROR bit is set and the associated condition can be cleared, then
  the error is transient and recoverable. The status returned is SS$ DRVERR. If the CSR ERROR bit is set and cannot be cleared by clearing the CSR, then
  this is a hard error and cannot be recovered. The returned status is
  SS$_CTRLERR.
           RO,R1 - destroyed, all other registers preserved.
XA_REGISTER:
                     #SS$_NORMAL,RO
XA_CSR(R4),R1
           MGVZWL
                                                         Assume success
           MOVZWL
                                                         Read CSR
                     R1,UCBSW XA CSR(R5)
#XA CSRSV ERROR,R1,558
                                                         Save CSR in UCB
           MOVW
                                                         Branch if no error
Assume "drive" error
           BBC
           MOVZWL
                     #SSS_DRVERR . RO
                     #^C<XA_CSR$M_FNCT>_R1 ; Clear all uninteresting
#<XA_CSR$M_ERROR/256>_XA_CSR+1(R4) ; Set EIR flag
XA_EIR(R4)_UCB$W_XA_EIR(R5) ; Save EIR in UCB
558:
                                                         Clear all uninteresting bits for later
           BICW
           BISB
           MOVW
                     R1, XA (SR(R4)
XA (SR(R4), R1
#XA (SR$V ATTN, R1,60$
#SS$ CTRLERR, RO
           MOVW
                                                         Clear EIR flag and errors
           MOVW
                                                         Read CSR back
```

XA_IDR(R4),UCB\$W_XA_IDR(R5); Save IDR in UCB
XA_BAR(R4),UCB\$W_XA_BAR(R5)
XA_WCR(R4),UCB\$W_XA_WCR(R5)
RO,UCB\$W_XA_ERROR(R5); Save status in UCB

```
16-SEP-1984 17:03:38.23 Page 27
XADRIVER.MAR; 1
          .SBTTL XA_CANCEL, Cancel I/O routine
: XA_CANCEL, Cancels an I/O operation in progress
  functional description:
          flushes Attention AST queue for the user.
          If transfer in progress, do a device reset to DR11-W and finish the
          Clear interrupt expected flag.
  Inputs:
         R2 = negated value of channel index
R3 = address of current IRP
R4 = address of the PCB requesting the cancel
          R5 = address of the device's UCB
  Cutputs:
:--
XA_CANCEL:
                                                           : Cancel I/O
                    #UCB$V_ATTNAST,-
         BBCC
                   UCBSW DEVSTS (R5) . 20$
                                                 : ATTN AST enabled?
; Finish all ATTN AST's for this process.
                   #^M<R2,R6,R7>
          PUSHR
                   R2.R6
                                                 ; Set up channel number
          MOVL
                   UCBSL XA ATTN(R5),R7
G^COMSFLUSHATTNS
#^M<R2,R6,R7>
          MOVAB
                                                 : Address of listhead
: Flush ATTN AST's for process
          JSB
          POPR
; Check to see if a data transfer request is in progress
; for this process on this channel
20$:
                   GATOCECANCELTO
         DSBINT
                                                 : Lock out device interrupts
: Check if transfer going
          JSB
                   #UCB$V_CANCEL,-
UCB$W_STS(R5),30$
          BBC
                                                 : Branch if not for this guy
  force timeout
                   UCB$L DUETIM(R5); clear timer #UCB$M_TIM.UCB$W_STS(R5); set timed #UCB$M_TIMOUT,-
          CLRL
          BISW
          BICW
                    UCBSW_STS(R5)
                                                 : Clear timed out
308:
          ENBINT
                                                 : Lower to FORK IPL
          RSB
                                                 : Return
```

XI

P1 P2 P3 P4 P5

XI

.........

ENBINT

RSB

.E

```
.PAGE .SBTTL DEL_ATTNAST, Deliver ATTN AST's
  DEL_ATTNAST, Deliver all outstanding ATTN AST's
   functional description:
             This routine is used by the DR11-W driver to deliver all of the outstanding attention AST's. It is copied from COM$DELATINAST in the exec. In addition, it places the saved value of the DR11-W CSR and Input Data Buffer Register in the AST paramater.
   Inputs:
             R5 = UCB of DR11-W unit
   Outputs:
             RO,R1,R2 Destroyed
R3,R4,R5 Preserved
DEL_ATTNAST:
             DSBINT
                           UCB$B_DIPL(R5); Device IPL
#UCB$V_ATTNAST,UCB$W_DEVSTS(R5),30$; Any ATTN AST's expected?
                          UCB$B_DIPL(R5)
             BBCC
             PUSHR
                         8(SP),R1; Get address of UCB
UCB$L_XA_ATTN(R1),R2; Address of ATTN AST listhead
(R2),R5; Address of next entry on list
20$; No next entry, end of loop
#UCB$M_UNEXPT,UCB$W_DEVSTS(R1); Clear unexpected interrupt flag
(R5),(R2); Close list
UCB$W_XA_IDR(R1),ACB$L_KAST+6(R5)
                           #^M<R3,R4,R5>
                                                                       Save R3,R4,R5
105:
             MOVL
              MOVAB
             MOVL
             BEQL
             BICW
             MOVL
             MOVW
                          UCBSW_XA_CSR(R1),ACB$L_KAST+4(R5)
             MOVW
                                                                       Store CSR in AST paramater
                                                                       Set return address for FORK
FORK for this AST
             PUSHAB
                          B*10$
             FORK
; AST fork procedure
                         ACB$L_KAST+8(R5),ACB$B_RMOD(R5)
ACB$L_KAST+12(R5),ACB$E_PID(R5)
ACB$L_KAST(R5)
#PRI$_10COM,R2
G^SCH$OAST

; Set up priority
                           ACB$L_KAST(R5),ACB$L_AST(R5)
             MOVQ
              MOVB
              MOVL
              CLRL
                                                                       Set up priority increment
Queue the AST
             MOVZBL
              JMP
                           GASCHEGAST
205:
              POPR
                           #*M<R3,R4,R5>
                                                                       Restore registers
```

Enable interrupts

Return

X

\$0

\$0

\$0

\$0

UC

.SBTTL XA_REGDUMP - DR11-W register dump routine

XA_REGDUMP - DR11-W Register dump routine.

This routine is called to save the controller registers in a specified buffer. It is called from the device error logging routine and from the diagnostic buffer fill routine.

Inputs:

RO - Address of register save buffer R4 - Address of Control and Status Register

R5 - Address of UCB

Outputs:

The controller registers are saved in the specified buffer.

CSRTMP - The last command written to the DR11-W CSR by by the driver. BARTMP - The last value written into the DR11-W BAR by CSR - The CSR image at the last interrupt EIR - The EIR image at the last interrupt IDR - The IDR image at the last interrupt BAR - The BAR image at the last interrupt WCR - Word count register ERROR - The system status at request completion PDRN - UBA Datapath Register number
DPR - The contents of the UBA Data Path register FMPR - The contents of the last UBA Map register PMRP - The contents of the previous UBA Map register

DPRF - Flag for purge datapath error
0 = no purger datapath error
1 = parity error when datapath was purged

Note that the values stored are from the last completed transfer operation. If a zero transfer count is specified, then the values are from the last operation with a non-zero transfer count.

XA_REGDUMP:

MOVZBL. #11,(RO)+ Eleven registers are stored. UCB\$W_XA_CSRTMP(R5),R1 MOVAB Get address of saved register images MOVZBL Return 8 registers here 105: MOVZWL (R1)+,(R0)+ SOBGTR R2.10\$ Move them all MOVZBL Save Datapath Register number

UCBSW_XA_DPRN(R5),(R0)+ MOVZBL And 3 more here (R1)+,(R0)+ 205: MOVL : Move UBA register contents SOBGTR R2.20\$ UCBSW_XA_DPRN+1(R5),(R0)+; Save Datapath Parity Error flag MOVZBL

RSB

```
16-SEP-1984 17:03:38.23 Page 30
XADRIVER.MAR: 1
        .PAGE .SBTTL XA_DEV_RESET - Device reset DR11-W
; XA_DEV_RESET - DR11-W Device reset routine
This routine raises IPL to device IPL, performs a device reset to the required controler, and re-enables device interrupts.
: Inputs:
        R4 - Address of Control and Status Register
R5 - Address of UCB
  Outputs:
        Controller is reset, controller interrupts are enabled
:--
KA_DEV_RESET:
                PUSHR
                #"M<RO,R1,R2>
        DSBINT
        MOVB
                 KA_CSR+1(R4)
        CLRB
       Must delay here depending on reset interval
        TIMEDWAIT TIME=#XA_RESET_DELAY ; No. of 10 micro-sec intervals to wait
        MOVB
                 #XA_CSR$M_IE,XA_CSR(R4) ; Re-enable device interrupts
                                          Restore IPL Restore registers
        ENBINT
        POPR
                 #"M<RO,R1,R2>
        RSB
XA_END:
                                                  : End of driver label
        .END
```

:

\$1

\$1

X

\$1

.

0107 AH-BT13A-SE

DIGITAL EQUIPMENT CORPORATION CONFIDENTIAL AND PROPRIETARY

